Tell your friends about this item:
Applied Formal Verification: for Digital Circuit Design Douglas L. Perry
Applied Formal Verification: for Digital Circuit Design
Douglas L. Perry
Formal verification is a digital design method. This tutorial shows designers how to apply Formal Verification, along with hardware description languages like Verilog and VHDL, to solve real-world design problems.
240 pages, 75 illustrations
| Media | Books Hardcover Book (Book with hard spine and cover) |
| Released | May 1, 2005 |
| ISBN13 | 9780071443722 |
| Publishers | McGraw-Hill Education - Europe |
| Pages | 240 |
| Dimensions | 154 × 231 × 23 mm · 512 g |
| Language | English |