Design of High-performance Cmos Voltage-controlled Oscillators - the Springer International Series in Engineering and Computer Science - Dai Liang - Books - Springer-Verlag New York Inc. - 9781461354147 - October 31, 2012
In case cover and title do not match, the title is correct

Design of High-performance Cmos Voltage-controlled Oscillators - the Springer International Series in Engineering and Computer Science Softcover Reprint of the Original 1st Ed. 2003 edition

Price
$ 157.99
excl. VAT

Ordered from remote warehouse

Expected to be ready for shipping Jun 30 - Jul 6
Add to your iMusic wish list

Also available as:

Design of High-Performance CMOS Voltage-Controlled Oscillators presents a phase noise modeling framework for CMOS ring oscillators. The analysis considers both linear and nonlinear operation. It indicates that fast rail-to-rail switching has to be achieved to minimize phase noise. Additionally, in conventional design the flicker noise in the bias circuit can potentially dominate the phase noise at low offset frequencies. Therefore, for narrow bandwidth PLLs, noise up conversion for the bias circuits should be minimized. We define the effective Q factor (Qeff) for ring oscillators and predict its increase for CMOS processes with smaller feature sizes. Our phase noise analysis is validated via simulation and measurement results.
The digital switching noise coupled through the power supply and substrate is usually the dominant source of clock jitter. Improving the supply and substrate noise immunity of a PLL is a challenging job in hostile environments such as a microprocessor chip where millions of digital gates are present.


158 pages, biography

Media Books     Paperback Book   (Book with soft cover and glued back)
Released October 31, 2012
ISBN13 9781461354147
Publishers Springer-Verlag New York Inc.
Pages 158
Dimensions 155 × 235 × 10 mm   ·   267 g
Language English  

Mere med samme udgiver